

SILICON MICRO- AND NANO- TECHNOLOGIES

ETCHING


It-fab Italian Network for
Micro and Nano Fabrication



Etching is a process by which material is removed from a substrate or from thin films on the substrate surface. When a mask layer is used to protect specific regions of the wafer surface, the goal of the etching is to «precisely» remove the material which is not covered by the mask

There are two fundamental groups of etching:

- **wet etching** (liquid-based etchants)
- **dry etching** (plasma-based etchants, but not only ...)



In general an ideal etch process is not completely attainable

Etching processes are not capable of precisely transferring the pattern established by a mask.

PARAMETERS

BIAS. Difference in lateral dimension between the etched image and the mask

ETCH RATE. The rate at which the material is removed.

SELECTIVITY. ratio of the etch rates of one material over the other. For example, the selectivity is ratio of the etch rate of the layer being etched to the etch rate of the mask or the layer under the layer being etched. Etching with high selectivity is supposed to remove the selected layer entirely without harming the substrate and mask.

ANISOTROPY

- Isotropic etching has the same etch rate in all directions.
- Anisotropic etching has different etch rates in the lateral and vertical directions.



Anisotropic etching is preferable in semiconductor manufacturing processes and for **micro- nano fabrication**. Most wet etching profiles are isotropic, except for etching crystalline materials, whereas etching profiles of dry etching are anisotropic.

Anisotropy is defined as


$$A = 1 - \frac{R_L}{R_V},$$

where R_L and R_V are the lateral and vertical etch rates, respectively. For perfectly anisotropic etching, A is 1. For perfectly isotropic etching, A is 0.




AN EXAMPLE



ISOTROPIC (LEFT) AND ANISTROPIC (RIGHT)






ANISOTROPIC
ETCHING




If etching is anisotropic, overetching
is need to remove residual
materials at step

UNDERCUT. Lateral distance per side under the mask, as shown in Figure 1. It can be characterized by the etch rate anisotropy A . Sometimes, the etchant will attack the photoresist pattern, which causes an etch bias.



ETCHING PROCESS CONSIST OF THREE STEPS

- Mass transport of reactants (through a boundary layer) to the surface to be etched
- Reaction between reactants and film surface to be etched at the surface
- Mass transport of the reaction products from the surface through the surface boundary layer



- Wet etching was used exclusively till 1970's when **feature size >3um**.
- For small scale features, **large etch bias** leads to significant CD (critical dimension) loss.
- For today's IC industry, wet etching is used for noncritical feature sizes.

ADVANTAGES



high selectivity, relatively inexpensive equipment, batch system with high throughput, etch rate can be very fast (many $\mu\text{m}/\text{min}$).

DISADVANTAGES

generally isotropic profile, high chemical usage, poor process control (not so reproducible), excessive particulate contamination.

- The etch rate can be controlled by any of the three serial processes: **reactants transport** to the surface (depends on chemical concentration and stirring...), **reaction rate** (depends on temperature), **reaction products transport** from the surface (depends on stirring...).
- Preference is to have **reaction rate** controlled process because
 - Etch rate can be increased by temperature
 - Good control over reaction rate – temperature of a liquid is easy to control
- Mass transport control will result in non-uniform etch rate: edge etches faster.
- Etchant is often stirred to minimize boundary layer and make etching more uniform.

SiO₂	HF, HF + NH ₄ F
Si₃N₄	BOILING 85% H ₃ PO ₄ @ 180 °C
POLY/SILICON	H ₂ O+ HNO ₃ + HF
ALUMINUM	H ₃ PO ₄ +HNO ₃ +H ₂ O @ 30 °C
GOLD	KI + I ₂ + H ₂ O
TITANIUM	HF DILUTED
PLATINUM	H ₂ O + HCl + HNO ₃ (ACQUA REGIA)



SOLVENT CLEANING

- Methanol, isopropano, acetone Remove organic and metal surface contamination

PIRANHA SOLUTION





- $\text{H}_2\text{SO}_4 + \text{H}_2\text{O}_2$ Remove organic and metal surface contamination

RCA CLEANING

- $\text{NH}_4\text{OH} + \text{H}_2\text{O} + \text{H}_2\text{O}_2$ Remove organic and particles
- $\text{HCl} + \text{H}_2\text{O} + \text{H}_2\text{O}_2$ Remove metal
- $\text{H}_2\text{O} + \text{HF}$

ETCHING USING ANISOTROPIC AQUEOUS SOLUTIONS RESULTS IN THREE-DIMENSIONAL FACETED STRUCTURE FORMED BY INTERSECTING {111} PLANE WITH OTHER CRYSTALLOGRAPHIC PLANES.



- Orientation selective etch of silicon occur in hydroxide solutions partly because of the closer packing of some orientations relative to other orientations
 - Density of planes: $\langle 111 \rangle > \langle 110 \rangle, \langle 100 \rangle$
 - Etch rate: $R(111) \ll R(110), R(100)$
- $\langle 100 \rangle$ direction etches faster than $\langle 111 \rangle$ direction, with etch rate
 - $R(100) = \text{few } 100 \times R(111)$
 - It is reaction rate limited
- Used very widely in **MEMS** (micro electro mechanical systems), since it is inexpensive, fast etching and easy to control.



Of the Hydroxides of Alkali metals, **KOH** is by the most common

KOH etches **{111}** plane at a rate 100 times slower than it etches **{100}** plane.

The overall reaction consists of the oxidation of silicon followed of a reduction step:




The etch-rate of silicon is approximately 0.5 to 2 $\mu\text{m}/\text{min}$ depending on the temperature and concentration of KOH. It is also selective to heavily doped p-type silicon (p++), making common the use p++ doping as etch stop.

Due to the presence of alkali metals inside the etchant, it gives the solution


not CMOS compatible!

- TMAH ($(\text{CH}_3)_4\text{NOH}$) etches **{111}** plane at a rate 30 to 50 **slower** than **{100}** plane.
- The etch rate drops by a factor 40 in heavily p-doped silicon
- A disadvantage of TMAH is the occasional formation of undesirable pyramidal **hillock** at the bottom of the etched cavity.
- Both **silicon dioxide** and silicon nitride remain virtually unetched in TMAH, and hence can be used as **masking layers**.
- It is advisable to **remove native silicon oxide** in HF acid prior to etching in TMAH
- TMAH is an organic material, so it does not contain any metal ions, making TMAH a potentially **IC-compatible** etching agent.






	ETCH STOP	ETCH RATE (100) μm/min	ETCH RATE RATIO (100)/(111)	REMARKS	MASK
KOH	$B > 10^{20} \text{ cm}^{-3}$ REDUCED ETCH RATE BY 20	1,4	100	IC INCOMPATIBLE, ETCHES OSIDE FAST LOTS OF H ₂ BUBBLES	Si ₃ N ₄ , SiO ₂
TMAH	$B > 4 \cdot 10^{20} \text{ cm}^{-3}$ REDUCED ETCH RATE BY 40	1	FROM 12.5 TO 50	IC COMPATIBLE, Easy to handle	SiO ₂ etch rate is 4 orders of magnitude lower than (100) silicon Si ₃ N ₄


Any mask feature, if etched long enough, will result in a V-groove tangent to the mask along $\langle 110 \rangle$ directions



Misalignment of the mask relative to the $[110]$ direction always results in a larger etched region







Deposition of membrane stack


Lithography to define the membrane

Etching to realize the holes in the membrane stack


Anisotropic Wet silicon etching




120 min




150 min








180 min



225 min



300 min



The procedure of transferring patterns onto a wafer by wet etching was ***well established***, and the liquid etchant systems are available with very high selectivity .

However, wet etching processes are typically **isotropic**. Therefore, if the thickness of the film being etched is comparable to the minimum pattern dimension, undercutting due to isotropic etching become intolerable.

One alternative pattern transfer method that offers the capability of non-isotropic (*anisotropic*) etching is «***dry etching***».

A considerable effort has been expected to develop dry etch processes as replacements for the wet etch process.

The overall goal of an *dry etch process* for VLSI/MEMS fabrication is to be able to reproduce the features on the mask with fidelity.


This should be achievable with control of

- *Slope* of the feature sidewalls
- *Degree* of undercutting

In addition a useful etch process should have the following characteristics:

1. Highly selective against etching the mask layer material
2. Highly selective against etching the material under the film being etched
3. Etch rate should be rapid
4. Etch uniform across the entire wafer
5. Cause minimal damage
6. Mask material should be easily removed
7. Process should be clean

A VARIETY OF DRY ETCH PROCESS TYPES EXIST



PHYSICAL ETCHING


positive ions are accelerated and strike substrate with high kinetic energy, some energy is then transferred to surface atoms, which leads to material removal.

CHEMICAL ETCHING

neutral or/and ionized species interact with the material's surface to form volatile products. Chemical etching mechanisms typically etch in a isotropic fashion.




Combination of Chemical and Physical etching
(**Reactive Ion Etching - RIE**)

An anisotropic profile is obtained




A plasma is fully or partially ionized gas composed of equal numbers of positive and negative charges and a different number of unionized molecules.

A plasma is produced when an electric field of sufficient magnitude is applied to a gas, causing the gas to break down and become ionized.



PRIMARY PROCESSES OCCURRING IN A PLASMA ETCH PROCESS



An ideal dry etch process based on chemical mechanism can be broken down in to six steps.

The basic concept of plasma etching is rather direct.

1. A glow discharge is utilized to produce chemically reactive species (atoms, radicals, and ions) from a relatively inert molecular gas (or mix of gases)
2. The etching gas is selected so as to generate species which react chemically with the material to be etched,
3. and whose reaction product with the etched material is **volatile**.

Etching directionality is due to direction energy input into an etching reaction at a surface and can be accomplished by **neutral**, **ion** (i.e. RIE), **electron** and **photon** bombardment of a surface exposed to a chemical etchant.

Plasma etching can be divided in two main groups:

ION-INDUCED RIE → reaction-controlled etching

ION-INHIBITOR RIE → desorption-controlled etching

ION-INDUCED RIE

Technique used when the substrate is not etched spontaneously: ions modified the surface reactions in one way or another (e.g. chemical sputtering, chemical enhanced physical sputtering) and make it possible for radical to react with the substrate

e.g: Cl_2/Si

ION-INHIBITOR RIE

The substrate is etched spontaneously and an **inhibiting layer** is need to achieve directionality.



Sidewalls of thences are not exposed to ion bombardment . The botton of the trench is exposed to ion bombardment thus free from this deposit and etching can proceed.

Passivation layer can be grown by:

- inserting gases which act as silicon oxidant (Anisotropy < 1)
- Inseting gases which act as polymer precursor (thermally instable)
- Freezing the normally volatile reaction product (cryogenic system)
- Erosion and redeposition of mask material (contamination)

e.g: F/Si , Cl_2/Al

MATERIAL	ETCH GASES	ETCH PRODUCTS
SILICON/POLYSILICON	$\text{SF}_6 + \text{O}_2$ SiCl_4 $\text{Cl}_2 + \text{BCl}_3$	SiF_4 SiCl_4 SiCl_4
SiO_2	$\text{CHF}_3 + \text{Ar}$ $\text{CF}_4 + \text{H}_2$	$\text{SiF}_4 + \text{CO}_2$ $\text{SiF}_4 + \text{CO}_2$
Si_3N_4	$\text{CHF}_3 + \text{Ar}$ $\text{CF}_4 + \text{H}_2$ $\text{SF}_6 + \text{O}_2$	$\text{SiF}_4 + \text{NO}_x$
ALUMINUM	$\text{Cl}_2 + \text{BCl}_3$ $\text{Cl}_2 + \text{HBr}$	$\text{AlCl}_3, \text{Al}_2\text{Cl}_6$
ORGANIC	O_2, CF_4	$\text{CO}, \text{CO}_2, \text{HF}$




ION-INHIBITOR RIE





GASES: SF_6 , O_2

SF_6 : substrate is etched spontaneous

O_2 : Act as Si oxidant (Passivation layer)







The SF_6/O_2 -Si system is an ion-inhibitor process. In this gas system oxygen covers the silicon surface with silicon oxide and the SF_5^+ ions etch the passivation layer making it possible for the F^* radicals to etch the silicon substrate.



Variation of silicon etching rate in SF_6/O_2 plasma as a function of O_2 percentage

Mat. Res. vol.21 no.5 São Carlos 2018 Epub July 10, 2018



ION-INHIBITOR RIE

Passivation layer

- Erosion and redeposition of mask material

GASES: Cl_2 , BCl_3 , Ar

BCl_3 : to remove fastly and reproducibly the aluminium oxide layer

Cl_2 : enhances the etch rate of the aluminium

Ar: Stabilizes the plasma

- Aluminum is spontaneously etched by Cl_2
- Surface of aluminum is always protected by a native aluminum oxide layer a few nanometers thick
- Ion bombardment is essential for Al etching

ION-INDUCED RIE





Passivation layer

- Erosion and redeposition of mask material

GASES: SiCl_4




ETCH PRODUCT: SiCl_4

Problem: excess passivation.
The sidewall profile is not vertical



- **Platinum has been physically etched by argon plasma.**
- **The fences are due to platinum redeposited on the sidewall.**

GASES: Ar



RIE (CCP - capacitively coupled plasma) are able to etch silicon and other material slowly


How to increase the etch rate?

INCREASING THE DENSITY OF PLASMA

Inductively Coupled Plasma (ICP) RIE

In this type of system, the plasma is generated with an RF powered magnetic field. **Very high plasma densities** can be achieved

A combination of parallel plate and inductively coupled plasma RIE is possible. In this system, the ICP is employed as a high density source of ions which increases the etch rate, whereas a separate RF bias is applied to the substrate (silicon wafer) to create directional electric fields near the substrate to achieve more anisotropic etch profiles




There are two main technologies for high-rate DRIE

BOSCH PROCESS


Anisotropic reactive ion etching involves the delicate balance between passivation of the sidewalls and etching of the bottom of the structures. The etch is mainly produced by bombardment of ions from the plasma discharge. L  rmer and Schilp first developed this etch technique at Bosch and hence it is also commonly referred to as the “Bosch process.” This technique involves alternating etch and passivation steps in a continuous cycle to achieve the high aspect-ratio structures. Both steps are done at room temperature

CRYOGENIC PROCESS


An alternative technique introduced by Tachi *et al.* involves etching substrates at cryogenic temperatures, also using fluorine-based high-density plasmas. The main chemical reactions that occur in reactive ion etching are those due to spontaneous etching and those due to ion-assisted reactions. The spontaneous reactions which occur on both the sidewalls and the bottom account for the isotropic etch. To produce anisotropic etches the spontaneous reaction has to be slowed considerably. Tachi *et al.* accomplished this by controlling the substrate temperature, the rationale being that cooler temperatures will reduce the reaction probability or the incident flux of radicals on the sidewalls




SF₆ etching step




SF₆ etching step




SF₆ etching step




SF₆ etching step




SF₆ etching step




SF₆ etching step




Passivation step




SF₆ etching step




SF₆ etching step



Passivation step




Passivation step



Passivation step

Surface roughness issues are particularly important in BOSCH tools. Because of alternate etching and passivating cycles and the spontaneous nature of the etch in fluorinated chemistries, structures fabricated using BOSCH process exhibit a characteristic scalloped sidewall roughness that can be unacceptable in some applications.

It is possible to minimize the depth of those scallops by varying the operation conditions during dry processing. The depth of the scallops is due mostly to the spontaneous etching of silicon by fluorine.



MACRO-LOADING


Etch rate for a given process becomes slower with more exposed etch area

- Etch rate is limited by the arrival of neutrals (neutral limited regime)
- Is a function of total exposed area reacting with gas phase species
- Center to edge uniformity variations can be a result of macro loading

MICRO-LOADING AND RIE LAG


Smaller features etch slower than larger features.

Gas conductance indeep narrow holes is low and the reactants simply can not reach the bottom effectively (or the reaction products removed). Ion bombardment is also affected: ions experience sidewall collisions indeep strucures, and the bombardment at the bottom is reduced. These effects lead to a reduced etch rate indeep structures of high aspect ratio. RIE lag is not related to RIE reactors; it is present in all plasma etching systems irrespective of actual reactor design




BOWING

Ion bowing is caused by the **diffraction of ions** while entering a trench/needle or by the negative potential of trench walls (needle wall) with respect to the plasma glow resulting in a deflection of these ions to the wall.




NOTCHING

When the silicon etching end point is reached, the underlying oxide (either oxide on the back side of a bulk wafer, or BOX) becomes charged. This charging leads to repellency of incoming ions, and they are deflected side ways, enhancing lateral etching near the silicon/oxide interface. Note that **RIE lag has an effect on notching**: the larger feature shave experienced longer overetching, therefore the notching effect has had more time to operate.




For the purpose of silicon etching, it is not even necessary to use a plasma source of fluorine radicals. A number of gaseous compounds are well known for the ability to etch silicon spontaneously, **without need for plasma excitation**. XeF_2 deliver fluorine radicals which once absorbed onto the surface.



The reaction is exothermic and may result in an increase of temperature. This effect is mitigated by the use of **pulsed** rather than continuous etch system.

THE INTERDEPENDENCE OF REACTOR PARAMETERS TO PLASMA
PARAMETERS AND ETCH RESPONSES ON A WAFER



Profile

- Isotropic
- Anisotropic
- Mixed profile

Undercut
Aspect ratio
Pattern density

Selectivity

Uniformity

Surface quality

- Film/PR or Film/Mask
- Film/Underlayer


CD Loss
Hard mask
Chemistry

- Across a wafer (Local)
- Variations with feature size
- Wafer to wafer (Global)


Macro-loading
Micro-loading
ARDE effect

- Contamination
- Damage
- Texture


Polymer Residue
Corrosion
Micro-trench & notch



Anisotropic




Bowed



Tapered or
Sloped

Etch profiles




PR: photoresist
CD: critical dimension


FUWIO IMAICAREIDA

TIPS & TRICKS


IMPROVEMENT THROUGH LITHO WAVELENGTH AND NA




DOUBLE PATTERNING




DOUBLE EXPOSURES



SELF ALIGNED DOUBLE PATTERNING TECHNIQUE



FinFET Formation – Scalable to 10nm w/o EUV



Self Aligned Double Patterning
With Cut Mask for Fin and Gate









Photo-lithographically defined
sacrificial structures

*TechInsights, Intel Ivybridge







By Applied Materials

SELF-ALIGNED MULTIPLE PATTERNING



By TOKIO Electron


Rough etched side wall causes randomly aligned metal grain and thus higher WF variation
 If side wall is flat, uniformly aligned metal grain and thus lower WF variation can be expected




MICROFABRICATION OF THE NANOMETRIC STRUCTURES


- **Standard CMOS process:** near-UV lithography, chemical vapor deposition (CVD), reactive ion etching (RIE)...
- **Spacer techniques** allowed for the definition of submicron features and gaps of the coupling structures
- Features down to **300 nm** with **conventional micrometric lithography**

EXAMPLE OF SILICON NANOLINE



EXAMPLES OF NANO-GAP







Si₃N₄ LPCVD
DEPOSITION




SiO₂ LPCVD
DEPOSITION




SiO₂
PATTERNING




SiO₂ RIE
ETCHING




PHOTORESIST
ETCHING



DEPOSITION
CONFORMAL
LAYER



RIE MASKLESS
(ETCHBACK)





SiO₂ WET
ETCHING








Si₃N₄ RIE
ETCHING






SILICON RIE
ETCHING






RESONANT MEMS STRAIN SENSORS



EXAMPLES OF NANO-GAP



**HARD MASK DEPOSITION
AND PATTERNING**



**HARD MASK DRY
ETCHING**





**DEPOSITION OF A
CONFORMAL LAYER**









MASKLESS DRY ETCHING



Silion-On-Insulator (SOI) TECHNOLOGIES












SELF-SUSTAINED OSCILLATION AT RESONANCE

STRAIN-DEPENDENT OSCILLATOR

COMBINATION OF ISOTROPIC/ANISOTROPIC SILICON DRY ETCHING FOR MICROFLUIDIC APPLICATIONS

ATOMIC FORCE MICROSCOPE TIPS




**Anisotropic wet etching of
silicon by KOH**


REFERENCE:

Oliver Krause - NanoWorld Services GmbH

PECVD SiC




Jeyavel Velmurugan, Amit Agrawal, Sangmin An, Eric Choudhary, and Veronika A. Szalai; **"Batch Fabrication of Atomic Force Microscopy Probes with Recessed Integrated Ring Microelectrodes at a Wafer Level"**; Anal. Chem. 2007, 79, 4769-4777



Toolbox of solutions for the reduction of defects in bulk cubic silicon carbide material

Proposed a new approach to improve the quality and to reduce stress modifying the structure of the substrate (compliance substrate) in order to force the system to reduce the defects while increasing the thickness of the layer



«CHALLENGE» H2020 EUROPEN PROJECT

3C-Si etero-epitaxially grown on silicon compliance substrates and new 3C-SiC substrates for sustainable wide-band-gap power devices


www.h2020challenge.eu




Circular channel etched electrochemically in an 5% aqueous HF solution



Circular channel obtained after wet chemical etching in HF-HNO₃ solution



V-groove channel obtained after KOH etching





Pear-shaped channel, obtained by isotropic RIE

«**Micromachining of buried micro channels in silicon**»,


De Boer, M.J.aEmail Author, Tjerkstra, R.W.b, Berenschot, J.W.a, Jansen, H.V.c, Burger, G.J.d, Gardeniers, J.G.E.a, Elwenspoek, M.a, Van Den Berg, Journal of Microelectromechanical Systems, Volume 9, Issue 1, March 2000, Pages 94-103

The gas-chromatographic separation principle:
Based on specific affinity between sample and “stationary phase”






STANDARD FUSED SILICA COLUMN FOR GAS CHROMATOGRAPHY



DEVELOPING AND MANUFACTURING OF A MEMS BASED CIRCULAR GC COLUMN FOR FAST-GC

GC COLUMN



1

The uniformity of the steady-phase thickness is one of the constraints for achieving better separation and resolution


2

FAST-GC: guarantee fast analysis cycles, minimal dead volumes, low costs and high portability for in-field use.



COMBINATION OF ISOTROPIC/ANISOTROPIC SILICON DRY ETCHING

SILICON CHANNELS WITH CIRCULAR CROSS-SECTION




SCREAM PROCESS


- ✓ First demonstrated by MacDonald's group at Cornell University
- ✓ Single crystal silicon (SCS) microstructures
- ✓ Post-CMOS process for electronics integration

TRENCH SIDEWALL PASSIVATION LAYER


- THERMAL SILICON OXIDATION
- LPCVD CONFORMAL THIN LAYER
- PLASMA POLYMERIZED FLUOROCARBON THIN (USING PASSIVATION STEP OF A BOSCH PROCESS CYCLE)
- PARYLENE THIN LAYER





Width, depth of the trench and diameter of the bubble are closely related parameters



THIN PASSIVATION
LAYER (TEOS)




Effect of a bad passivation




BURRIED CIRCULAR CHANNEL: SIMPLIFIED PROCESS FLOW




HARD MASK DEPOSITION




TRENCHS by D-RIE




TRENCHES PASSIVATION




RIE ETCH-BACK ETCHING




ICP ISOTROPIC ETCHING (1)







ICP ISOTROPIC ETCHING (2)



HARD MASK ETCHING



FUSION BONDING





**THANK YOU FOR YOUR
ATTENTION**